

## CLAIMS

What is claimed is:

- 1           1.     A method comprising:  
2           determining a register format of a source register operated on by a source  
3     instruction in a source block of code, the register format including an input instruction  
4     format and an output block format of the source block of code, the source block of code  
5     running in a source architecture, the source register having multiple formats and being used  
6     as an input of the source instruction, the input instruction format containing format of the  
7     source register expected by the source instruction, the output block format containing  
8     format of the source register after the source block of code is executed; and  
9           detecting an instruction format inconsistency between the source register and a  
10    target register of a target architecture during a translation phase of a binary translation that  
11    translates the source block of code into a target block of code running in the target  
12    architecture.
- 1           2.     The method of claim 1 wherein detecting the instruction format  
2     inconsistency comprises:  
3           comparing the output block format to the input instruction format if the output  
4     block format asserts an access status of the source register.
- 1           3.     The method of claim 2 further comprising:  
2           emitting a conversion code to convert the source register from the output block  
3     format to the input instruction format into the target block of code during the translation  
4     phase if the output block format is different from the input instruction format and the  
5     output block format asserts an access status of the source register.
- 1           4.     The method of claim 1 further comprising:  
2           updating an input block format and the output block format, the input block format  
3     containing format of the source register expected by the source block of code before  
4     execution.

- 1           5.       The method of claim 4 wherein updating comprises:  
2           setting the input block format and the output block format to the input instruction  
3           format if the output block format does not assert an access status of the source register.
- 1           6.       The method of claim 4 wherein updating comprises:  
2           setting the output block format to the input instruction format if the output block  
3           format is different from the input instruction format and the output block format asserts an  
4           access status of the source register.
- 1           7.       The method of claim 4 wherein updating comprises:  
2           setting the output block format to the output instruction format for the source  
3           register being used as output of the source instruction.
- 1           8.       The method of claim 1 further comprising:  
2           emitting a target instruction sequence corresponding to the source instruction into  
3           the target block of code;  
4           emitting a block inconsistency check code into prefix of the target block of code;  
5           and  
6           emitting a format update code to update a format register associated register format  
7           into the suffix of the target block of code.
- 1           9.       The method of claim 1 wherein determining the register format comprises:  
2           determining one of an access status, a packed single precision format, a packed  
3           double precision format, and a packed integer format.
- 1           10.      The method of claim 8 wherein emitting the block inconsistency check code  
2           comprises:  
3           emitting the block inconsistency check code to be executed during an execution  
4           phase following the translation phase.
- 1           11.      A computer program product comprising:

2 a machine useable medium having program code embedded therein, the program  
3 code comprising:

4 computer readable program code to determine a register format of a source  
5 register operated on by a source instruction in a source block of code, the register  
6 format including an input instruction format and an output block format of the  
7 source block of code, the source block of code running in a source architecture, the  
8 source register having multiple formats and being used as an input of the source  
9 instruction, the input instruction format containing format of the source register  
10 expected by the source instruction, the output block format containing format of the  
11 source register after the source block of code is executed; and

12 computer readable program code to detect an instruction format  
13 inconsistency between the source register and a target register of a target  
14 architecture during a translation phase of a binary translation that translates the  
15 source block of code into a target block of code running in the target architecture.

1 12. The computer program product of claim 11 wherein the computer readable  
2 program code to detect the instruction format inconsistency comprises:

3 computer readable program code to compare the output block format to the input  
4 instruction format if the output block format asserts an access status of the source register.

1 13. The computer program product of claim 12 further comprising:  
2 computer readable program code to emit a conversion code to convert the source  
3 register from the output block format to the input instruction format into the target block of  
4 code during the translation phase if the output block format is different from the input  
5 instruction format and the output block format asserts an access status of the source  
6 register.

1 14. The computer program product of claim 11 further comprising:

2 computer readable program code to update an input block format and the output  
3 block format, the input block format containing format of the source register expected by  
4 the source block of code before execution.

1           15.     The computer program product of claim 14 wherein the computer readable  
2 program code to update comprises:  
3           computer readable program code to set the input block format and the output block  
4 format to the input instruction format if the output block format does not assert an access  
5 status of the source register.

1           16.     The computer program product of claim 14 wherein the computer readable  
2 program code to update comprises:  
3           computer readable program code to set the output block format to the input  
4 instruction format if the output block format is different from the input instruction format  
5 and the output block format asserts an access status of the source register.

1           17.     The computer program product of claim 14 wherein the computer readable  
2 program code to update comprises:  
3           computer readable program code to set the output block format to the output  
4 instruction format for the source register being used as output of the source instruction.

1           18.     The computer program product of claim 11 further comprising:  
2           computer readable program code to emit a target instruction sequence  
3 corresponding to the source instruction into the target block of code;  
4           computer readable program code to emit a block inconsistency check code into  
5 prefix of the target block of code; and  
6           computer readable program code to emit a format update code to update a format  
7 register associated register format into the suffix of the target block of code.

1           19.     The computer program product of claim 11 wherein the computer readable  
2 program code to determine the register format comprises:  
3           computer readable program code to determine one of an access status, a packed  
4 single precision format, a packed double precision format, and a packed integer format.

1           20.     The computer program product of claim 18 wherein the computer readable  
2 program code to emit the block inconsistency check code comprises:

3 computer readable program code to emit the block inconsistency check code to be  
4 executed during an execution phase following the translation phase.

1 21. A system comprising:  
2 a processor; and  
3 a memory coupled to the processor to store program code, the program code, when  
4 executed, causing the processor to:

5 determine a register format of a source register operated on by a source  
6 instruction in a source block of code, the register format including an input  
7 instruction format and an output block format of the source block of code, the  
8 source block of code running in a source architecture, the source register having  
9 multiple formats and being used as an input of the source instruction, the input  
10 instruction format containing format of the source register expected by the source  
11 instruction, the output block format containing format of the source register after  
12 the source block of code is executed; and

13 detect an instruction format inconsistency between the source register and a  
14 target register of a target architecture during a translation phase of a binary  
15 translation that translates the source block of code into a target block of code  
16 running in the target architecture.

1 22. The system of claim 21 wherein the program code causing the processor to  
2 detect the instruction format inconsistency causes the processor to:  
3 compare the output block format to the input instruction format if the output block  
4 format asserts an access status of the source register.

1 23. The system of claim 22 wherein the program code further causing the  
2 processor to:  
3 emit a conversion code to convert the source register from the output block format  
4 to the input instruction format into the target block of code during the translation phase if  
5 the output block format is different from the input instruction format and the output block  
6 format asserts an access status of the source register.

1           24.    The system of claim 21 wherein the program code further causing the  
2 processor to:  
3           update an input block format and the output block format, the input block format  
4 containing format of the source register expected by the source block of code before  
5 execution.

1           25.    The system of claim 24 wherein the program code causing the processor to  
2 update causes the processor to:  
3           set the input block format and the output block format to the input instruction  
4 format if the output block format does not assert an access status of the source register.

1           26.    The system of claim 24 wherein the program code causing the processor to  
2 update causes the processor to:  
3           set the output block format to the input instruction format if the output block format  
4 is different from the input instruction format and the output block format asserts an access  
5 status of the source register.

1           27.    The system of claim 24 wherein the program code causing the processor to  
2 update causes the processor to:  
3           set the output block format to the output instruction format for the source register  
4 being used as output of the source instruction.

1           28.    The system of claim 21 the program code further causing the processor to:  
2           emit a target instruction sequence corresponding to the source instruction into the  
3 target block of code;  
4           emit a block inconsistency check code into prefix of the target block of code; and  
5           emit a format update code to update a format register associated register format into  
6 the suffix of the target block of code.

1           29.    The system of claim 21 wherein the program code causing the processor to  
2 determine the register format causes the processor to:

3 determine one of an access status, a packed single precision format, a packed  
4 double precision format, and a packed integer format.

1 30. The system of claim 28 wherein the program code causing the processor to  
2 emit the block inconsistency check code causes the processor to:  
3 emit the block inconsistency check code to be executed during an execution phase  
4 following the translation phase.

1 31. A method comprising:  
2 determining a register format of a source register operated on by a source  
3 instruction in a source block of code, the register format including an input block format  
4 and an output block format of the source block of code, the source block of code running  
5 in a source architecture, the source register having multiple formats and a format register  
6 associated with the register format, the input block format containing format of the source  
7 register expected by the source block of code, the output block format containing format of  
8 the source register after the source block of code is executed; and  
9 detecting a block format inconsistency between the source register and a target  
10 register of a target architecture during an execution phase of a binary translation that  
11 translates the source block of code into a target block of code running in the target  
12 architecture.

1 32. The method of claim 31 wherein detecting the block format inconsistency  
2 comprises:  
3 masking the format register with an input block format mask; and  
4 comparing the masked format register with the input block format.

1 33. The method of claim 31 further comprising:  
2 updating the format register upon exit of the target block of code.

1 34. The method of claim 33 wherein updating the format register comprises:  
2 generating a first comparison result between the format register and the output  
3 block format;  
4 masking the first comparison result by an output block format mask; and

5 generating a second comparison result between the format register and the masked  
6 first comparison result, the second comparison result corresponding to the updated format  
7 register.

1 35. The method of claim 32 further comprising:  
2 executing a self-correcting code if the masked input block format is different than  
3 the input block format.

1 36. The method of claim 35 wherein executing comprises:  
2 asserting a correction condition based on the format register and the input block  
3 format.

1 37. The method of claim 36 wherein asserting comprises:  
2 comparing the format register to the input block format if the input block format  
3 asserts an access status of the source register.

1 38. The method of claim 36 further comprising:  
2 converting the source register from format contained in the format register to  
3 format contained in the input block format; and  
4 setting the format register to the input block format.

1 39. The method of claim 31 wherein determining the register format comprises:  
2 determining one of an access status, a packed single precision format, a packed  
3 double precision format, and a packed integer format.

1 40. The method of claim 38 wherein detecting the block format inconsistency  
2 comprises:  
3 detecting the block format inconsistency during the execution phase that follows a  
4 translation phase in the binary translation.

1 41. A computer program product comprising:  
2 a machine useable medium having program code embedded therein, the program  
3 code comprising:



4 computer readable program code to determine a register format of a source  
5 register operated on by a source instruction in a source block of code, the register  
6 format including an input block format and an output block format of the source  
7 block of code, the source block of code running in a source architecture, the source  
8 register having multiple formats and a format register associated with the register  
9 format, the input block format containing format of the source register expected by  
10 the source block of code, the output block format containing format of the source  
11 register after the source block of code is executed; and  
12 computer readable program code to detect a block format inconsistency  
13 between the source register and a target register of a target architecture during an  
14 execution phase of a binary translation that translates the source block of code into  
15 a target block of code running in the target architecture.

1 42. The computer program product of claim 41 wherein the computer readable  
2 program code to detect the block format inconsistency comprises:

3 computer readable program code to mask the format register with an input block  
4 format mask; and  
5 computer readable program code to compare the masked format register with the  
6 input block format.

1 43. The computer program product of claim 41 further comprising:  
2 computer readable program code to update the format register upon exit of the  
3 target block of code.

1 44. The computer program product of claim 43 wherein the computer readable  
2 program code to update the format register comprises:

3 computer readable program code to generate a first comparison result between the  
4 format register and the output block format;  
5 computer readable program code to mask the first comparison result by an output  
6 block format mask; and  
7 computer readable program code to generate a second comparison result between  
8 the format register and the masked first comparison result, the second comparison result  
9 corresponding to the updated format register.

1           45.    The computer program product of claim 42 further comprising:  
2           computer readable program code to execute a self-correcting code if the masked  
3           input block format is different than the input block format.

1           46.    The computer program product of claim 45 wherein the computer readable  
2           program code to execute comprises:  
3           computer readable program code to assert a correction condition based on the  
4           format register and the input block format.

1           47.    The computer program product of claim 46 wherein the computer readable  
2           program code to assert comprises:  
3           computer readable program code to compare the format register to the input block  
4           format if the input block format asserts an access status of the source register.

1           48.    The computer program product of claim 46 further comprising:  
2           computer readable program code to convert the source register from format  
3           contained in the format register to format contained in the input block format; and  
4           computer readable program code to set the format register to the input block  
5           format.

1           49.    The computer program product of claim 41 wherein the computer readable  
2           program code to determine the register format comprises:  
3           computer readable program code to determine one of an access status, a packed  
4           single precision format, a packed double precision format, and a packed integer format.

1           50.    The computer program product of claim 48 wherein the computer readable  
2           program code to detect the block format inconsistency comprises:  
3           computer readable program code to detect the block format inconsistency during  
4           the execution phase that follows a translation phase in the binary translation.

1           51.    A system comprising:  
2           a processor; and

3 a memory coupled to the processor to store program code, the program code, when  
4 executed, causing the processor to:

5 determine a register format of a source register operated on by a source  
6 instruction in a source block of code, the register format including an input block  
7 format and an output block format of the source block of code, the source block of  
8 code running in a source architecture, the source register having multiple formats  
9 and a format register associated with the register format, the input block format  
10 containing format of the source register expected by the source block of code, the  
11 output block format containing format of the source register after the source block  
12 of code is executed; and

13 detect a block format inconsistency between the source register and a target  
14 register of a target architecture during an execution phase of a binary translation  
15 that translates the source block of code into a target block of code running in the  
16 target architecture.

1 52. The system of claim 51 wherein the program code causing the processor to  
2 detect the block format inconsistency causes the processor to:

3 mask the format register with an input block format mask; and

4 compare the masked format register with the input block format.

1 53. The system of claim 51 the program code further causing the processor to:  
2 update the format register upon exit of the target block of code.

1 54. The system of claim 53 wherein the program code causing the processor to  
2 update the format register causes the processor to:

3 generate a first comparison result between the format register and the output block  
4 format;

5 mask the first comparison result by an output block format mask; and

6 generate a second comparison result between the format register and the masked  
7 first comparison result, the second comparison result corresponding to the updated format  
8 register.

1           55.    The system of claim 52 wherein the program code further causing the  
2 processor to:  
3           execute a self-correcting code if the masked input block format is different than the  
4 input block format.

1           56.    The system of claim 55 the program code causing the processor to execute  
2 causes the processor to:  
3           assert a correction condition based on the format register and the input block  
4 format.

1           57.    The system of claim 56 the program code causing the processor to assert  
2 causes the processor to:  
3           compare the format register to the input block format if the input block format  
4 asserts an access status of the source register.

1           58.    The system of claim 56 wherein the program code further causing the  
2 processor to:  
3           convert the source register from format contained in the format register to format  
4 contained in the input block format; and  
5           set the format register to the input block format.

1           59.    The system of claim 51 wherein the program code causing the processor to  
2 determine the register format causes the processor to:  
3           determine one of an access status, a packed single precision format, a packed  
4 double precision format, and a packed integer format.

1           60.    The system of claim 58 wherein the program code causing the processor to  
2 detect the block format inconsistency causes the processor to:  
3           detect the block format inconsistency during the execution phase that follows a  
4 translation phase in the binary translation.